APGAN and RPMC: Complementary Heuristics for Translating DSP Block Diagrams into Efficient Software Implementations

نویسندگان

  • Shuvra S. Bhattacharyya
  • Praveen K. Murthy
  • Edward A. Lee
چکیده

A portion of this research was undertaken as part of the Ptolemy project, which is supported by the Advanced Research Projects Agency and the U. S. Air Force (under the RASSP program, contract F33615-93-C-1317), Semiconductor Research Corporation (project 94-DC-008), National Science Foundation (MIP-9201605), Office of Naval Technology (via Naval Research Laboratories), the State of California MICRO program, and the following companies: Bell Northern Research, Dolby, Hitachi, Mentor Graphics, Mitsubishi, NEC, Pacific Bell, Philips, Rockwell, Sony, and Synopsys.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Converting graphical DSP programs into memory constrained software prototypes

Since software prototypes of DSP applications are most efficient when their code and data space requirements can be accommodated entirely within the on-chip memory of the target processor, it is crucial to employ efficient memory-minimizing compilation techniques in a DSP software prototyping system. In this paper, we introduce two techniques for the combined minimization of code and data when ...

متن کامل

Efficient Static Analysis of Fixed-Point Error in DSP Applications via Affine Arithmetic Modeling

Translating digital signal processing (DSP) software into its finite-precision hardware implementation is often a timeconsuming task. We describe a new static analysis technique that can accurately analyze finite-precision effects arising from fixed-point implementations of DSP algorithms. The technique is based on recent interval representation methods from affine arithmetic, and the use of ne...

متن کامل

Area-Efficient Parallel FIR Digital Filter Implementations

Low-Area/Power Parallel FIR Digital Filter Implementations http://cronus.uwindsor.ca/units/isplab/ISPLab.nsf/54ef3e94e5fe816e85256d6e0063d208/4b175436b2941a0e852576d30060d2 9d/$FILE/Low-area%20power%20parallel%20FIR%20digital%20filter%20implementations_VLSISP_Sept_97.pdf hardware than traditional block FIR filter implementations. Parallel processing is a powerful ... Area-efficient parallel FIR...

متن کامل

Block Floating Point Implementations for DSP Computations in Reconfigurable Computing

The IEEE-754 standard prescribes standards for 32 bit single precision and 64 bit double precision formats. For DSP applications that require a large dynamic range floating point implementations are more suitable than fixed point representation. This advantage is offset by the cost of the implementation. The block floating point (BFP) concept combines the precision and cost effectiveness of fix...

متن کامل

Memory-constrained Block Processing for DSP Software Optimization

Digital signal processing (DSP) applications involve processing long streams of input data. It is important to take into account this form of processing when implementing embedded software for DSP systems. Task-level vectorization, or block processing, is a useful dataflow graph transformation that can significantly improve execution performance by allowing subsequences of data items to be proc...

متن کامل

ذخیره در منابع من

ذخیره در منابع من قبلا به منابع من ذحیره شده

{@ msg_add @}


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:
  • Design Autom. for Emb. Sys.

دوره 2  شماره 

صفحات  -

تاریخ انتشار 1997